







PWB=GN-1035-2





Title		
SEABAS2		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 1 of 28





Title	ASIC_ADC1
Size	A3
Document Number	<Doc>
Date:	Saturday, May 21, 2011
Sheet	2
of	28













Title		
ASIC_ADC16		
Size	Document Number	Rev
A3	<Doc>	<Rev>












D




B


A

Title		
ASIC_DAC		
Size A3	Document Number <Doc>	Rev <Rev>
Date: Saturday, May 21, 2011	Sheet 9	of 28


For Low Voltage

TABは放熱板です  
必ず複数ビアで内層GNDへ落としてください。








Title			
GbE-ConfRomJtag			
Size	Document Number	Rev	
A3	<Doc>	<Rev>	
Date:	Saturday, May 21, 2011	Sheet	11 of 28




Title	
GbE Fpga1	
Size A3	Document Number <Doc>
	Rev <Rev>
Date:	Saturday, May 21, 2011
Sheet	12 of 28




Title		
GbE-Fpga2		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 13 of 28




Title	
GbE-Fpga3	
Size A3	Document Number <Doc>
Date:	Saturday, May 21, 2011








Title	GbE EthernetPhy		
Size	A3	Document Number	<Doc>
Date:	Saturday, May 21, 2011	Sheet	16 of 28
Rev	<Rev>		








Title		NIM_IO
Size	Document Number	<Doc>
A3	Date:	Saturday, May 21, 2011
	Sheet	17 of 28
	Rev	<Rev>










TABは放熱板です


必ず複数ビアで内層GNDへ落としてください。




**1.2V 1.5A Reg.**  
Virtex4













Title		USR_FPGA_CONFIG
Size	Document Number	Rev
A3	<Doc>	C
Date:	Saturday, May 21, 2011	Sheet 23 of 28







XC5VLX50-1FFG676I\_25








Title	
USR_FPGA_ETC	
Size A3	Document Number <Doc>
Date: Saturday, May 21, 2011	Rev <Rev>








Top View

コネクタの近くに置く



Title		USR_FPGA_ROM	Rev
Size		Document Number <Doc>	C
Date:		Saturday, May 21, 2011	Sheet 27 of 28

## 表面実装LED



OPTION テストピン用  
穴だけ 基板の下の方に

