

Waveform Observation of Digital Single-Event Transients Employing Monitoring Transistor Technique

Daisuke Kobayashi, *Member, IEEE*, Kazuyuki Hirose, *Member, IEEE*, Yoshimitsu Yanagawa, Hirokazu Ikeda, *Member, IEEE*, Hirobumi Saito, *Member, IEEE*, Véronique Ferlet-Cavrois, *Senior Member, IEEE*, Dale McMorro, *Member, IEEE*, Marc Gaillardin, *Member, IEEE*, Philippe Paillet, *Senior Member, IEEE*, Yasuo Arai, *Member, IEEE*, and Morifumi Ohno

Abstract—Waveforms of digital single-event transients, radiation-induced voltage transients in logic gates, can be observed by connecting two transistors to a target logic gate. Additional transistors monitor voltage transients through their drain currents, which can be measured using the conventional 50- Ω transmission-line technique widely used for measuring transient currents in single elementary transistors. Experimental results obtained in pulsed-laser irradiation tests demonstrate the validity of the observation technique and clearly reveal the pulse evolution as a function of the laser pulse energy.

Index Terms—integrated circuit radiation effects, pulsed laser irradiation, semiconductor device radiation effects, single event transients (SETs), soft errors, waveform observations.

I. INTRODUCTION

DIGITAL single-event transients (DSETs) are voltage perturbations generated at logic gates by irradiation. They are likely to become the dominant source of soft errors for advanced CMOS logic very-large-scale-integrations (VLSIs) [1]–[6]. We should precisely obtain their waveform information to investigate their physical mechanisms, build accurate models, and develop highly optimized countermeasures.

This work was supported in part by the Japanese Ministry of Education, Culture, Sports, Science and Technology under a Grant-in-Aid for Young Scientists (B): 20760228.

D. Kobayashi, K. Hirose, and H. Ikeda are with the Institute of Space and Astronautical Science, Japan Aerospace Exploration Agency, Sagami-hara, Kanagawa 229-8510, Japan, and also with the Department of Space and Astronautical Science, School of Physical Sciences, Graduate University for Advanced Studies, Sagami-hara, Kanagawa 229-8510, Japan (e-mail: d.kobayashi@isas.jaxa.jp; hirose@isas.jaxa.jp; ikeda.hirokazu@jaxa.jp).

Y. Yanagawa was with the Department of Electronic Engineering, School of Engineering, University of Tokyo, Bunkyo, Tokyo 113-8656, Japan.

H. Saito is with the Institute of Space and Astronautical Science, Japan Aerospace Exploration Agency, Sagami-hara, Kanagawa 229-8510, Japan, and also with the Department of Electronic Engineering, School of Engineering, University of Tokyo, Bunkyo, Tokyo 113-8656, Japan.

V. F.-Cavrois, M. Gaillardin, P. Paillet are with CEA/DIF, BP12, 91680 Bruyères-le-Châtel, France.

D. McMorro is with the Naval Research Laboratory, Washington, DC 20375 USA.

Y. Arai is with the High Energy Accelerator Research Organization (KEK), Oho, Tsukuba, Ibaraki 305-0801, Japan, and also with the Department of Particle and Nuclear Physics, School of High Energy Accelerator Science, Graduate University for Advanced Studies, Oho, Tsukuba, Ibaraki 305-0801, Japan.

M. Ohno is with OKI Electric Industry, Co., Ltd., Higashiasakawa, Hachioji, Tokyo 193-8550, Japan.




Fig. 1. Proposed circuitry. The output of a target logic gate is connected to the gate inputs of two elementary MOS transistors, one of which is an n -type transistor and the other of which is p -type. The connected transistors named “monitoring transistors (MTs)” fulfill the roles of a DSET monitor.

Previous measurement techniques with built-in circuits like variable temporal latches [7], [8], self-triggering latches/flip-flops [9]–[11], and high drive-capability output-buffers [12], have been achieving remarkable success. For example, they have revealed detailed temporal-width distributions of DSETs and drawn our attention to serious broadening phenomena induced by supply voltage reduction [8] and propagation in circuits [12].

The previous techniques, however, detect only pulse-widths at a specific voltage level because they are based on digital logic circuits. DSETs were digitized while propagating through the circuits, thus losing their waveform information except for pulse widths. Other parameters like voltage magnitude and rise/fall times are still unrevealed experimentally.

In this paper, we have developed a technique for observing waveforms of DSETs, hereinafter called the “monitoring transistor (MT) technique”. It enables us to obtain DSET signals graphically as voltage versus time curves and thus investigate their various waveform parameters. We have fabricated test chips and performed pulsed-laser irradiation tests. Experimental results have demonstrated its validity.

II. PRINCIPLE OF THE MT TECHNIQUE

A. Circuitry

Fig. 1 illustrates a proposed circuitry. It is a simple and compact structure that consists of one target logic gate, e.g. a low-input inverter, and only two elementary MOS transistors,




Fig. 2. 50- Ω transmission line measurement technique. The drain terminal of each MT is connected to a 50- Ω input of an oscilloscope through a bias tee, which supplies a constant drain-source voltage. When a DSET is generated, the output voltage V_O changes from its steady state (e.g. V_{DD} in this circuit case). This V_O perturbation defined by a V_O versus t curve generates drain current changes in the MTs. We can record those current signals by the oscilloscope and obtain $I_{Dp(n)}$ versus t curves.

hereinafter called “monitoring transistors (MTs)”. One MT is an n -type transistor (n -MT) and the other is p -type (p -MT). Both MTs’ gate inputs are connected to the target’s output.

The MTs fulfill the roles of a DSET monitor and an output load capacitance for the target logic gate. Note that the output load capacitance is also an important factor determining DSET waveforms, as mentioned in our previous study [13]. It is thus imperative that the gate lengths and widths of the both MTs are adequately designed to obtain a desired output load capacitance.

B. Measurements

As illustrated in Fig. 2, measurements are performed using a conventional 50- Ω transmission line technique, which is widely used for measuring transient characteristics of transistors including radiation-induced transient currents in single MOSFETs [14]–[16].

The drain terminal of each MT is connected to a 50- Ω input of an oscilloscope through a bias tee, which supplies a constant drain-source voltage. For the n -MT, for example, its drain terminal is biased at a power supply voltage V_{DD} while its source is tied to the ground voltage V_{SS} . The bias condition of the p -MT is similar to that of the n -MT but with all of the polarities reversed as shown in the figure.

A DSET is generated at the target logic gate when it is irradiated. In this example, its output voltage V_O becomes lower than its steady state voltage V_{DD} for a short time. Because the output is connected to the MT gate inputs, such V_O perturbation directly changes the MT gate-source voltages, which determine the drain currents I_{Dn} and I_{Dp} . Therefore, the DSET produces transient changes in the drain currents.

The transient I_D -changes can be recorded by the oscilloscope as a function of the elapsed time t . As a result of this measurement, for each MT, we can obtain an I_D versus t curve by adding the recorded I_D -change to its standby current.




Fig. 3. Conversion from I_D versus t curves to DSET waveform (V_O versus t curve). Using I_D versus V_G curves measured with copies of the MTs, we convert an I_D value for each point in time into a gate-voltage value V_G . By repeating this conversion, we obtain V_G versus t curves. Because each of the curves describes DSET imperfectly due to their threshold effects, we combine the two curves and finally obtain the waveform of the DSET using a relationship $V_O = V_G$. Note that V_{Tp}^* represents $V_{DD} - |V_{Tp}|$, where V_{Tp} represents the threshold voltage for p -MT.

C. Conversion

By converting the measured I_D versus t curves as illustrated in Fig. 3, we obtain the original DSET waveform; i.e. the V_O versus t curve. This conversion uses a conventional technique to make measurements, such as those of the potential of floating-gates in floating-gate MOS memories [17], [18] and pass leak-currents in transistors [19], [20].

For ease of explanation, we first focus on the I_{Dn} versus t curve for the n -MT. As mentioned in the Sec. IIB, the drain current I_D is determined by the gate voltage V_G , and their relationship, i.e. the I_D versus V_G curve, can be measured with a copy of the n -MT. Using this curve as a reference, we convert an I_{Dn} value for each point in time into a gate-voltage value V_G .




Fig. 4. Fabricated test circuits: schematic drawing (a) and pattern layout (b). The inverter that consists of M1 and M2 was designed as a target logic gate. M3 and M4 worked for p -MT and n -MT, respectively. M5 was a reference transistor used for discussing the validity of the MT technique. The all p -type transistors (M1 and M3) had drawing dimensions of $0.2\text{-}\mu\text{m}$ gate length and $1.46\text{-}\mu\text{m}$ width, and the all n -type (M2, M4, and M5) had $0.2\text{-}\mu\text{m}$ gate length and $0.6\text{-}\mu\text{m}$ width.

For example, I_1 at t_1 (Point A on the I_{Dn} versus t curve) can be converted into V_1 through the reference I_{Dn} versus V_G curve. The point A can be then replotted onto the V_G versus t plane as the point B. By repeating this I_D to V_G conversion, we obtain a V_G versus t curve.

Because $V_G = V_O$, the resultant V_G versus t curve describes the DSET waveform, but imperfectly in some cases. As shown in this example, for voltages below the n -MT threshold voltage V_{Tn} , we cannot trace the V_G versus t curve because the n -MT is in the off-state where $I_{Dn} \approx 0$.

In this blind region for the n -MT, on the other hand, the p -MT operates in the on-state and provides a clear V_G versus t curve. By combining the two complementary V_G versus t curves, we can obtain a full V_O versus t curve; i.e. a DSET waveform. This is one of the most important reasons why we design MTs with the p -type and n -type transistors complementarily.

III. EXPERIMENTAL

We fabricated test circuits and performed pulsed-laser irradiation experiments.

A. Test Circuits

Through the KEK detector technology project [21], we fabricated the test circuits using $0.2\text{-}\mu\text{m}$ fully depleted silicon-on-insulator (SOI) technology provided by OKI Electric Industry [22]. Fig. 4 shows their schematic diagram (a) and pattern layout (b).

We designed an inverter as a target logic gate. It consisted of a p -type transistor and an n -type transistor, respectively indicated by M1 and M2 in the figure. The n -type transistor

had drawing dimensions of $0.2\text{-}\mu\text{m}$ gate length and $0.6\text{-}\mu\text{m}$ gate width, and the p -type had $0.2\text{-}\mu\text{m}$ length and $1.46\text{-}\mu\text{m}$ width. We grounded the inverter's input to keep it in the "low-input state".

We designed p -MT (M3 in the figure) with a copy of the p -type transistor in the inverter (M1), and n -MT (M4) with the n -type (M2). In this experiment, DSETs were thus obtained in the equivalent condition that the target inverter's output was connected to a copy of the inverter. This is the most basic circuit configuration named "FO1 (fanout of one) [23]" or "Load 1 [12]", widely used in previous DSET measurements. We placed the transistors with $5\text{-}\mu\text{m}$ spacing to ensure that the laser spot only fell on the target transistor.

M5 was a gate-grounded n -type transistor used for discussing the validity of our technique. It was a copy of M2, the n -type transistor in the inverter.

B. Pulsed Laser Irradiation

We performed laser irradiation tests at the pulsed laser SEE facility in the Naval Research Laboratory [24]–[26]. The experimental system in this study is basically the same as that in a previous study [27].

We mounted the circuits in a high-frequency package with short bonding wires from pads to package outputs. We used a sampling oscilloscope TDS8200 with high-bandwidth heads and bias tees. The maximum bandwidth of this system was around 20 GHz.

We focused the laser beam on the off-state n -type transistor in the target inverter (M2) and concurrently recorded both MTs' responses while the power supply voltage V_{DD} was set at the nominal value for the fabrication process, 1.8 V. The laser centered at 590 nm (2.1 eV) with $1.2\text{-}\mu\text{m}$ FWHM




Fig. 8. Equivalent circuit model for waveform analysis.

the table-based approach [13], [28], [29]. Models used in this estimation are described in the appendix. Fairly good agreement was observed between the results from the MT technique and estimation. We found that the value of the root mean square error (RMSE) was small, 0.09 V, for the entire waveform except for the steep falling edge distorted due to the bandwidth limitations. We thus concluded the validity of our observation technique was demonstrated.

We also found that we can explain the slow recovery tail of the obtained waveform with an exponential line. Its time constant was 0.12 ns. We obtained another temporal parameter, the duration of the bottom of the pulse. This value was determined as 0.36 ns by reading the point where the fitting line crossed the horizontal axis ($V_O = 0$). We discuss these temporal parameters in the following section.

B. Waveform Analysis

As illustrated in Fig. 8, the recovery tail of the DSET is determined by a power balance between a pull-up current provided by the on-state p -type transistor, a pull-down current induced by irradiation in the n -type transistor, and a charge-up current for the output capacitance C_O .

Assuming the pull-down currents induced by irradiation were negligibly small, we obtained by SPICE simulations a quick recovery tail with a time constant of several tens of picoseconds, which is too short to explain the experimental result.

Fig. 9 shows a transient current induced by irradiation measured in the single elementary n -type transistor M5. It has a clear exponential decay with a time constant of 0.13 ns agreeing with the time constant of the DSET's recovery tail. We can thus conclude that the slow recovery tail of the DSET waveform observed in this test was determined by the slow decay of the pull-down current induced by irradiation. We would like to emphasize that we can perform such a detailed analysis because we have obtained the waveform entirely.

In addition, from Fig. 9, we read the temporal duration where the radiation-induced transient currents were larger than the on-current of the p -type transistor $I_{Dp(ON)}$. Ferlet-Cavrois *et al.* reported that such a duration well indicates a DSET width — more precisely, a bottom-width of the waveform as shown in their simulation result [16]. The resultant duration was 0.32 ns and matched the bottom-width of 0.36 ns in Fig. 7.




Fig. 9. Transient drain current induced by laser irradiation in the single n -type transistor (M5). The transistor was in an off-state when its gate was grounded and the drain was biased at a power supply voltage V_{DD} of 1.8 V. The laser pulse energy (PE) was 82 pJ. The on-current in the p -type transistor $I_{Dp(ON)}$ labeled in Fig. 6 and an exponential fitting line are superimposed. Symbols indicate the data points used in the table-based estimation. See also the appendix.




Fig. 10. DSET waveforms obtained when the target inverter was irradiated with various laser PEs.

This result also demonstrates the validity of our measurement technique.

C. Laser PE Dependency

Fig. 10 shows waveforms of DSETs under various laser pulse energy (PE) conditions. As reported in a simulation study by Dodd *et al.* [33], pulse widths broadened and bottom voltages became lower as the laser PE increased. The bottom of the pulse finally arrived and plateaued at the ground rail because a parasitic bipolar transistor turned into saturation mode [34]. Our technique experimentally revealed the DSET evolution as a function of the laser PE for the first time. We would like to report detailed discussions on this result elsewhere.

D. Circuit Variation: Single MT Approaches

In this paper, we used both p -type and n -type MTs to eliminate regions that are blind owing to their threshold effects.




Fig. 11. Single MT approaches. The voltage swing of DSETs in SOI CMOS logic gates basically ranges from its power supply voltage V_{DD} to ground voltage V_{SS} ; i.e. $V_{SS} \leq V_O \leq V_{DD}$. (a) circuit configuration used in this study. This is illustrated again for comparison. (b,c) single MT approaches. We can observe DSETs only with the single n -MT in the cases where it is possible to apply a negative voltage the magnitude of which is larger than $|V_{Tn}|$ to the source terminal of the enhancement mode n -MT or where a depletion mode (normally-on type) transistor is available for the n -MT.

We would like to mention that we can observe DSETs using only a single MT in some cases. Such single MT approaches are attractive for its simple circuit structure and measurement setup. Hereinafter, for simplicity, we would like to explain them taking an n -type MT for example.

The voltage swing of DSETs in SOI CMOS logic gates basically ranges from its power supply voltage V_{DD} to ground voltage V_{SS} ; i.e. $V_{SS} \leq V_O \leq V_{DD}$. In our test circuit, as shown in Fig. 11(a), we used an enhancement mode ($V_{Tn} > 0$) transistor as the MT and its source voltage V_S was kept constant at V_{SS} . In this case, the gate-source voltage V_{GS} of the MT is equal to V_O and the MT turns off while V_O is smaller than V_{Tn} . As a result, a blind region existed within the DSET voltage region.

As illustrated in Fig. 11(b), however, we can observe DSETs only with the single enhancement-mode n -MT in the case where it is possible to apply a negative voltage the magnitude of which is larger than $|V_{Tn}|$ to its source terminal. The MT never turns off in the full DSET range because V_{GS} , which is

given by $V_O + |V_S|$, is larger than V_{Tn} even when $V_O = V_{SS}$.

Fig. 11(c) depicts another single MT technique. When an n -type depletion mode ($V_{Tn} < 0$) transistor is available for the n -MT, the single MT approach is also possible because the depletion-mode n -MT has a negative threshold voltage.

E. Applicability to Heavy Ion Testing

The proposed MT technique is applicable, in principle, to heavy ion testing as well as the laser testing performed in this study. Unlike the laser testing, in which repetitive signals can be generated and measured by a sampling oscilloscope, we need to use a single-shot oscilloscope for the heavy ion testing. Its bandwidth has been increasing so that we can now measure ion-induced transient currents in today's advanced devices [16], [35].

From the viewpoint of circuit configuration, the double MT configuration has an advantage over the single MT type for heavy ion testing. In the case where we use the MT technique for heavy-ion broad-beam tests, heavy ions may hit not only a target logic gate but also an MT. Such MT hits produce unwanted current transients, which are recorded in the scope as well as DSET (logic-gate hit) signals. Using the double MT approach, we can eliminate these unwanted signals as in [10]. We can obtain only DSET information by selecting only the signals concurrently recorded by both MTs, because DSETs basically generate transient responses in both MTs whereas MT-hits produce signals only in the struck MT.

V. CONCLUSION

We have developed a new DSET observation technique. By connecting only two elementary transistors to a target logic gate, waveforms can be observed through a conventional 50- Ω transmission line system widely used for measuring transient currents in single transistors.

We fabricated test circuits in a fully depleted SOI process and carried out pulsed-laser irradiation tests. Fairly good agreement (RMSE = 0.09 V) was observed between the obtained waveform and the estimation results, thus demonstrating the validity of the proposed technique. In addition, our technique clearly revealed the DSET evolution as a function of the laser PE.

We also discussed the variations of circuit configurations for measurements and the applicability of our technique to heavy ion testing.

ACKNOWLEDGMENT

We would like to thank Prof. Tadashi Shibata and Mr. Yuta Okano, Dept. Electrical Engineering and Information Systems, The University of Tokyo, for fruitful discussions on the measurement principle and kind support in chip designs.

We thank Prof. Minoru Fujishima and Mr. Kyoya Takano, Dept. Electrical Engineering and Information Systems, The University of Tokyo, for providing their expertise in CMOS radio-frequency circuit technologies.

Special thanks goes to the staff of OKI Electric Industry, Co. Ltd., and the members of the KEK detector technology




Fig. 12. I_D versus V_D curve for the p -type transistor in the target inverter. We fabricated a copy of the p -type transistor M1 and measured its drain currents as a function of the drain voltage.

project for supporting chip designs and fabrications and partaking in invaluable discussions.

We would also like to thank Dr. James R. Schwank, Sandia National Laboratories, for his encouragement in this work.

APPENDIX

We explain the models used in the table-based estimation. The circuit configuration was the same as that in Fig. 8.

For the on-state p -type transistor, we used the measured I_{Dp} versus V_D curve shown in Fig. 12. We implemented this curve with a piece-wise-linear-type voltage-controlled current-source.

We modeled the output capacitance C_O with a constant capacitance model. Its value of 4.4 fF was theoretically determined from design parameters of the MTs' gates and the metal interconnects between the target inverter's output and the two MT inputs. For calculating the interconnect capacitance, we used van der Meijs and Fokkema's empirical formula [36], [37].

For modeling the radiation responses of the n -type transistor, we used transient currents measured by 82-pJ irradiation in the single elementary transistor (M5 in Fig. 4) with various drain voltages. We changed the drain voltage from the ground to V_{DD} of 1.8 V in 0.2 V steps. We also used data for 0.01 and 0.02 V drain voltages. From a typical curve of the transient currents (Fig. 9), we read a sufficient number of data points and stored them in a look-up table.

REFERENCES

- [1] S. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger, "Comparison of error rates in combinational and sequential logic," *IEEE Trans. Nucl. Sci.*, vol. 44, no. 6, pp. 2209–2216, Dec. 1997.
- [2] S. P. Buchner and M. P. Baze, "Single-event transients in fast electronic circuits," in *2001 IEEE Nuclear and Space Radiation Effects Conference Short Course Notebook*, Vancouver, BC, Canada, Jul. 16 2001, ch. V.
- [3] P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in *Proc. Int. Conf. Dependable Sys. and Networks*. Washington, DC, USA: IEEE Comput. Soc., Jun. 23–26 2002, pp. 389–398.
- [4] J. Benedetto, P. Eaton, K. Avery, D. Mavis, M. Gadlage, T. Turflinger, P. E. Dodd, and G. Vizkelethy, "Heavy ion-induced digital single-event transients in deep submicron processes," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3480–3485, Dec. 2004.
- [5] M. J. Gadlage, R. D. Schrimpf, J. M. Benedetto, P. H. Eaton, D. G. Mavis, M. Sibley, K. Avery, and T. L. Turflinger, "Single event transient pulsewidths in digital microcircuits," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3285–3290, Dec. 2004.
- [6] T. Uemura, Y. Tosaka, and S. Satoh, "Neutron-induced soft-error simulation technology for logic circuits," *Japan J. Appl. Phys.*, vol. 45, no. 4B, pp. 3256–3259, Apr. 2006.
- [7] P. Eaton, J. Benedetto, D. Mavis, K. Avery, M. Sibley, M. Gadlage, and T. Turflinger, "Single event transient pulsewidth measurements using a variable temporal latch technique," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3365–3368, Dec. 2004.
- [8] M. J. Gadlage, R. D. Schrimpf, B. Narasimham, B. L. Bhuvu, P. H. Eaton, and J. M. Benedetto, "Effect of voltage fluctuations on the single event transient response of deep submicron digital circuits," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2495–2499, Dec. 2007.
- [9] M. Nicolaidis and R. Perez, "Measuring the width of transient pulses induced by ionising radiation," in *Proc. IEEE Int. Reliability Physics Symp. (IRPS)*, Dallas, TX, USA, 30 Mar.–4 Apr. 2003, pp. 56–59.
- [10] Y. Yanagawa, K. Hirose, H. Saito, D. Kobayashi, S. Fukuda, S. Ishii, D. Takahashi, K. Yamamoto, and Y. Kuroda, "Direct measurement of SET pulse widths in 0.2- μ m SOI logic cells irradiated by heavy ions," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3575–3578, Dec. 2006.
- [11] B. Narasimham, V. Ramachandran, B. L. Bhuvu, R. D. Schrimpf, A. F. Witulski, W. T. Holman, L. W. Massengill, J. D. Black, W. H. Robinson, and D. McMorrow, "On-chip characterization of single-event transient pulsewidths," *IEEE Trans. Device Mater. Rel.*, vol. 6, no. 4, pp. 542–549, Dec. 2006.
- [12] V. Ferlet-Cavrois, P. Paillet, D. McMorrow, N. Fel, J. Baggio, S. Girard, O. Duhamel, J. S. Melinger, M. Gaillardin, J. R. Schwank, P. E. Dodd, M. R. Shaneyfelt, and J. A. Felix, "New insights into single event transient propagation in chains of inverters—evidence for propagation-induced pulse broadening," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2338–2346, Dec. 2007.
- [13] D. Kobayashi, H. Saito, and K. Hirose, "Estimation of single event transient voltage pulses in VLSI circuits from heavy-ion-induced transient currents measured in a single MOSFET," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 4, pp. 1037–1041, Aug. 2007.
- [14] K. A. Jenkins and J. Y.-C. Sun, "Measurement of I-V curves of silicon-on-insulator (SOI) MOSFETs without self-heating," *IEEE Electron Device Lett.*, vol. 16, no. 4, pp. 145–147, Apr. 1995.
- [15] T. Saraya and T. Hiramoto, "Mechanisms of dynamic pass leakage current in partially depleted SOI MOSFETs," in *Proc. IEEE Int. SOI Conf.*, Rohnert Park, CA, USA, Oct. 4–7 1999, pp. 84–85.
- [16] V. Ferlet-Cavrois, P. Paillet, M. Gaillardin, D. Lambert, J. Baggio, J. R. Schwank, G. Vizkelethy, M. R. Shaneyfelt, K. Hirose, E. W. Blackmore, O. Faynot, C. Jahan, and L. Tosti, "Statistical analysis of the charge collected in SOI and bulk devices under heavy ion and proton irradiation—implications for digital SETs," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3242–3252, Dec. 2006.
- [17] T. Yamasaki, A. Suzuki, D. Kobayashi, and T. Shibata, "A fast self-convergent flash-memory programming scheme for MV and analog data storage," in *Proc. IEEE Intl. Symp. on Circuits and Syst. (ISCAS)*, vol. 4, Sydney, NSW, Australia, 6–9 May 2001, pp. 930–933.
- [18] D. Kobayashi, T. Shibata, Y. Fujimori, T. Nakamura, and H. Takasu, "A ferroelectric associative memory technology employing heterogate FG MOS structure," *IEEE Trans. Electron Devices*, vol. 52, no. 10, pp. 2188–2197, Oct. 2005.
- [19] A. Wei and D. A. Antoniadis, "Measurement of transient effects in SOI DRAM/SRAM access transistors," *IEEE Electron Device Lett.*, vol. 17, no. 5, pp. 193–195, May 1996.
- [20] J. Matsuda, "Measurements of leakage currents and the capacitance of the storage capacitor in a single DRAM cell," *IEEE Trans. Electron Devices*, vol. 41, no. 3, pp. 391–397, Mar. 1994.
- [21] T. Tsuboyama, Y. Arai, K. Fukuda, K. Hara, H. Hayashi, M. Hazumi, J. Ida, H. Ikeda, Y. Ikegami, H. Ishino, T. Kawasaki, T. Kohriki, H. Komatsubara, E. Martin, H. Miyake, A. Mochizuki, M. Ohno, Y. Saegusa, H. Tajima, O. Tajima, T. Takahashi, S. Terada, Y. Unno, Y. Ushiroda, and G. Varner, "R&D of a pixel sensor based on 0.15 μ m fully depleted SOI technology," *Nucl. Instr. and Meth. in Phys. Res. A*, vol. 582, no. 3, pp. 861–865, Dec. 2007.
- [22] F. Ichikawa, Y. Nagatomo, Y. Katakura, M. Itoh, S. Itoh, H. Matsuhashi, T. Ichimori, N. Hirashita, and S. Baba, "Fully depleted SOI process and device technology for digital and RF applications," *Solid-State Electronics*, vol. 48, no. 6, pp. 999–1006, June 2004.
- [23] N. H. E. Weste and D. Harris, *CMOS VLSI Design — A Circuits and Systems Perspective*, 3rd ed. Boston, MA: Addison Wesley, 2005.

- [24] J. S. Melinger, S. Buchner, D. McMorrow, W. J. Stapor, T. R. Weatherford, A. B. Campbell, and H. Eisen, "Critical evaluation of the pulsed laser method for single event effects testing and fundamental studies," *IEEE Trans. Nucl. Sci.*, vol. 41, no. 6, pp. 2574–2584, Dec. 1994.
- [25] J. S. Melinger, D. McMorrow, A. B. Campbell, S. Buchner, L. H. Tran, A. R. Knudson, and W. R. Curtice, "Pulsed laser-induced single event upset and charge collection measurements as a function of optical penetration depth," *J. Appl. Phys.*, vol. 84, no. 2, pp. 690–703, Jul. 1998.
- [26] D. McMorrow, J. S. Melinger, S. Buchner, T. Scott, R. D. Brown, and N. F. Haddad, "Application of a pulsed laser for evaluation and optimization of SEU-hard designs," *IEEE Trans. Nucl. Sci.*, vol. 52, no. 6, pp. 2104–2113, Dec. 2005.
- [27] V. Ferlet-Cavrois, P. Paillet, D. McMorrow, J. S. Melinger, A. B. Campbell, M. Gaillardin, O. Faynot, O. Thomas, G. Barna, and B. Giffard, "Analysis of the transient response of high performance 50-nm partially depleted SOI transistors using a laser probing technique," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 4, pp. 1825–1833, Aug. 2006.
- [28] D. Kobayashi, K. Hirose, H. Ikeda, and H. Saito, "Fast and physically-accurate estimation of single event transient pulses from radiation-induced transient currents measured in a single MOSFET: A simulation-based case study in bulk CMOS logic circuits," in *Proc. IEEE Workshop on Silicon Errors in Logic – System Effects (SELSE)*, Austin, TX, Apr. 3–4 2007.
- [29] D. Kobayashi, K. Hirose, T. Makino, H. Ikeda, and H. Saito, "Feasibility study of a table-based SET-pulse estimation in logic cells from heavy-ion-induced transient currents measured in a single MOSFET," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2347–2354, Dec. 2007.
- [30] J. R. Burns, "Large-signal transit-time effects in MOS transistor," *RCA Review*, vol. 30, no. 1, pp. 15–35, Mar. 1969.
- [31] A. Wei, M. J. Sherony, and D. A. Antoniadis, "Effect of floating-body charge on SOI MOSFET design," *IEEE Trans. Electron Devices*, vol. 45, no. 2, pp. 430–438, Feb. 1998.
- [32] B. Razavi, *Design of Analog CMOS Integrated Circuits*. McGraw-Hill, 2001.
- [33] P. E. Dodd, M. R. Shaneyfelt, J. A. Felix, and J. R. S. a, "Production and propagation of single-event transients in high-speed digital logic ICs," *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6, pp. 3278–3284, Dec. 2004.
- [34] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. New York, NY, USA: Wiley, 1981.
- [35] D. McMorrow, V. Ferlet-Cavrois, P. Paillet, O. Duhamel, J. Baggio, J. B. Boos, and J. S. Melinger, "Transient response of semiconductor electronics to ionizing radiation. recent developments in charge-collection measurement," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 4, pp. 1010–1017, Aug. 2007.
- [36] N. P. van der Meijs and J. T. Fokkema, "VLSI circuit reconstruction from mask topology," *Integr. VLSI J.*, vol. 2, no. 2, pp. 85–119, Jun. 1984.
- [37] T. H. Lee, *The design of CMOS radio-frequency integrated circuits*, 2nd ed. New York, NY, USA: Cambridge University Press, 2004.