









PWB=GN-1035-2


Title		
SEABAS2		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 1 of 28







ANALOG DIFFERENTIAL







65ピンはパッケージの裏の面です





Title ASIC_ADC1		
Size A3	Document Number <Doc>	Rev <Rev>
Date: Saturday, May 21, 2011	Sheet 2	of 28




Title		
ASIC_ADC16		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 3 of 28



ANALOG DIFFERENTIAL



LVDS





65ピンはパッケージの裏の面です

Title		
ASIC_ADC2		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 4 of 28

ANALOG DIFFERENTIAL

ASIC_ADC_P[15:0] → ASIC_ADC_P[15:0]
 ASIC_ADC_N[15:0] → ASIC_ADC_N[15:0]



- ASIC_ADC_N0
- ASIC_ADC_N1
- ASIC_ADC_N2
- ASIC_ADC_N3
- ASIC_ADC_N4
- ASIC_ADC_N5
- ASIC_ADC_N6
- ASIC_ADC_N7
- ASIC_ADC_N8
- ASIC_ADC_N9
- ASIC_ADC_N10
- ASIC_ADC_N11
- ASIC_ADC_N12
- ASIC_ADC_N13
- ASIC_ADC_N14
- ASIC_ADC_N15














ADC_IN_P[15:0] → ADC_IN_P[15:0]
 ADC_IN_N[15:0] → ADC_IN_N[15:0]









Pedestal SELECT

1:2=ASIC ADC
 2:3=INT VR






Title		
ASIC_AMP1		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 6 of 28




ASIC_ADC_P[15:0] ASIC_ADC_P[15:0]
 ADC_N[15:0] ADC_N[15:0]

ADC_IN_P[15:0] ADC_IN_P[15:0]
 ADC_IN_N[15:0] ADC_IN_N[15:0]

ADC2_VCOM ADC2_VCOM



Title ASIC_AMP2		
Size A3	Document Number <Doc>	Rev <Rev>
Date: Saturday, May 21, 2011	Sheet 7	of 28




D

C

B


A



Title		
ASIC_DAC		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 9 of 28

For Low Voltage


TABは放熱板です
必ず複数ビアで内層GNDへ落としてください。








ICの近くに配置
VRは多回転型を使用してください



Title		
ASIC_POWER		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 10 of 28

















J7
Open: イニシャライズ時
Close: 通常動作

J8: 動作設定























Title		
GbE EthernetPhy		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 16 of 28







Title		
NIM_IO		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 17 of 28




Title POWER1		
Size A3	Document Number <Doc>	Rev <Rev>
Date: Saturday, May 21, 2011	Sheet 18	of 28

Virtex5
Virtex4
2.5V-1A



TABは放熱板です
必ず複数ビアで内層GNDへ落としてください。








1.2V 1.5A Reg.
Virtex4

D







C






B



A











Title		
SITCP		
Size	Document Number	Rev
A3	<Doc>	<Rev>
Date:	Saturday, May 21, 2011	Sheet 20 of 28










Title		
USR_FPGA_CONNECT		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Saturday, May 21, 2011	Sheet 24 of 28


ASIC_D[115:0] ASIC_D[115:0]

NIM_IN[3:0] NIM_IN0
NIM_IN1
NIM_IN2
NIM_IN3


LVDS ADC_DCO1_P ADC_DCO1_P
ADC_DCO1_N ADC_DCO1_N
ADC_DCO2_P ADC_DCO2_P
ADC_DCO2_N ADC_DCO2_N
LVDS ADC_FCO1_P ADC_FCO1_P
ADC_FCO1_N ADC_FCO1_N
LVDS ADC_FCO2_P ADC_FCO2_P
ADC_FCO2_N ADC_FCO2_N




XC5VLX50-1FFG6761_25




+3.3Vd




+1.8Vd



XC5VLX50-1FFG6761_25









+2.5Vd




XC5VLX50-1FFG6761_25

LVDS EX_CONECTOR








Top View




コネクタの近くに置く



Title		
USR_FPGA_ROM		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Saturday, May 21, 2011	Sheet 27 of 28

表面実装LED



OPTION テストピン用
穴だけ 基板の下の方に

