








VRは多回転型を使用してください

このページのAD8044は同一パッケージ内のものを使用してください

HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title ASIC_IF/ASIC_ADC		
Size A3	Document Number KEK-10MAR2008-00	Rev 0.3
Date: Sunday, April 06, 2008	Sheet 2	of 31



HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title		
ASIC_IF_ASIC_CONNECTOR		
Size	Document Number	Rev
A3	KEK-10MAR2008-00	0.3
Date:	Friday, April 04, 2008	Sheet 3 of 31



5

4

3

2

1

D

D

C


C

B

B


A

A



For Low Voltage


TABは放熱板です
必ず複数ビアで内層GNDへ落としてください。




ICの近くに配置
VRは多回転型を使用してください


For High Voltage

TABは放熱板です
必ず複数ビアで内層GNDへ落としてください。





ICの近くに配置
VRは多回転型を使用してください






ASIC_D[119:0]



VIO




VIO




C70
0.1uF/1005

VIO





C71
0.1uF/1005

HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title MAIN/CNT_FPGA/CNT_FPGA_BANK13		
Size A4	Document Number KEK-10FEB2008-00	Rev 0.3
Date: 2	Thursday, March 27, 2008	Sheet 9 of 31




デバック用なので何でも良いです。

ASIC_D[119:0]




HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title MAIN/CNT_FPGA/CNT_FPGA_BANK5		
Size A4	Document Number KEK-10FEB2008-00	Rev 0.3
Date: Thursday, March 27, 2008	Sheet 11	of 31

ASIC_D[119:0]








XC4VLX25-10FF668









HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title MAIN/CNT_FPGA/CNT_FPGA_BANK6		
Size A4	Document Number KEK-10FEB2008-00	Rev 0.3
Date: Thursday, March 27, 2008	Sheet 12	of 31

表面実装LED








ASIC_D[119:0]






パソコンは多めに置いてあります。


無理しておく必要はありませんので、厳しい時は連絡ください



HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title MAIN/CNT_FPGA/CNT_FPGA_PWR		
Size A4	Document Number KEK-10FEB2008-00	Rev 0.3
Date: Thursday, March 27, 2008	Sheet 16	of 31



表面実装LED



HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION, KEK		
Title SITCP/ETHERNET/ETH_PORT		
Size A3	Document Number KEK-10MAR2008-00	Rev 0.3
Date: Sunday, March 30, 2008	Sheet 18	of 31

ETH_LED_LINK
ETH_LED_ACT
ETH_LED_FULL
ETH_LED_100M

ETH_MDIO
ETH_MDC
ETH_RXD[3:0]

ETH_RX_DV
ETH_RX_CLK
ETH_RX_ER

ETH_TX_CLK
ETH_TX_EN
ETH_TXD[3:0]

ETH_COL
ETH_CRS

ETH_RSTn
ETH_PHY_CLK

ETH_TX_ER

PHY

MDIO
MDC
RXD[3:0]

RX_DV
RX_CLK
RX_ER

TX_CLK
TX_EN
TXD[3:0]

COL
CRS

nRST
PHY_CLK

TX_ER

ETH_PHY

TD+
TD-

RD+
RD-

LED_LINK
LED_ACT
LED_FULL
LED_100M

PORT

TD+
TD-

RD+
RD-

LINKLED
ACTIVITYLED



ETH_PORT

HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION, KEK


Title
SITCP/ETHERNET

Size A4 Document Number KEK-10MAR2008-00 Rev 0.3


Date: Monday, March 17, 2008 Sheet 19 of 31





HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION, KEK			
Title		NIM_IO	
Size	Document Number	Rev	
A3	KEK-10MAR2008-00	0.3	
Date:	Monday, March 17, 2008	Sheet	20 of 31




**TABは放熱板です
必ず複数ビアで内層GNDへ落としてください。**




ICの近くに配置
VRは多回転型を使用してください
VIO-1.5A




3.3V-1A




近くに置いて下さい
7ピンはパッケージの裏のパッドです。
また、ヒートシンクを兼ねているのでビアでGNDに落としてください
3.3V-0.5A




1.2V-3A




近くに置いて下さい
7ピンはパッケージの裏のパッドです。
また、ヒートシンクを兼ねているのでビアでGNDに落としてください
2.5V-0.5A




近くに置いて下さい
7ピンはパッケージの裏のパッドです。
また、ヒートシンクを兼ねているのでビアでGNDに落としてください
1.8V-0.5A




コネクタの近くに置く




ICの近くに置く





タクトSWなど




コネクタの近くに置く






ICの近くに置く












タクトSWなど














HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title		
SITCP/SITCP_FPGA/SITCP_FPGA_ETH		
Size	Document Number	Rev
A3	KEK-10MAR2008-00	0.3
Date:	Thursday, March 27, 2008	Sheet 27 of 31



デバック用なので何でも良いです。

HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION (KEK)		
Title SITCP/SITCP_FPGA/SITCP_FPGA_IO		
Size A3	Document Number KEK-10MAR2008-00	Rev 0.3
Date:	Thursday, March 27, 2008	Sheet 28 of 31



パソコンは多めに置いてあります。

無理しておく必要はありませんので、厳しい時は連絡ください

