

**PIXEL2012**



# *Progress of SOI Pixel Process*

Sep. 3, 2012


PIXEL2012@Inawashiro

Yasuo Arai, KEK

[yasuo.arai@kek.jp](mailto:yasuo.arai@kek.jp)

<http://rd.kek.jp/project/soi/>

# OUTLINE



- Introduction of SOI Technology
- Recent Progress
- Summary

# KEK-Lapis SOI Pixel Related Presentations

## Sep. 3. Session 3:

- "Development and Deployment Status of X-ray 2D Detector for SACLA", T. HATSUI.

## Sep. 4, Session 4:

- "High-Resolution Monolithic Pixel Detectors in SOI Technology", T. MIYOSHI.
- "A thin fully-depleted monolithic pixel sensor in Silicon On Insulator technology", S. MATTIAZZO.
- "Development and characterization of the latest X-ray SOI pixel sensor for a future astronomical mission", S. NAKASHIMA
- "3D Integration for SOI Pixel Detector", M. MOTOYOSHI.


## Sep. 6, Session 6

- "Monolithic Active Pixel Matrix with Binary Counters (MAMBO) ASIC, using a nested well structure to decouple the detector from the electronics", F. KHALID.
- "Test of TRAPPISTe Monolithic Detector System", L. SOUNG YEE.

## Poster :


- "High Resolution X-ray Imaging Sensor with SOI Technology", A. TAKEDA.
- "Development of the Pixel OR SOI Detector for High Energy Physics Experiments" , Y. ONO.
- "Characterization of SOI Monolithic Detector System", R. ALVAREZ.
- "A study on the dynamic range of integrating SOI chips", Lu YUNPENG

# SOI Wafer Production (Smart Cut by SOITEC)




# SOI Pixel Detector (SOIPIX)

Monolithic Detector having fine resolution of silicon and data processing power of CMOS LSI by using Silicon-On-Insulator (SOI) Technology.




# SOI Performance : Smaller Junction Capacitance

## Bulk




## SOI




$C_j$  is 1/10 of Bulk technology.  
Gate Capacitance is 30-40% Lower.

High Speed / Low Power




# Radiation Tolerance

SOI is Immune to Single Event Effect




But not necessary strong to Total Ionization Dose due to thick BOX layer

This must be remedy for the application under high radiation environment.






# Operation at Cryogenic Temperature



Bulk MOS


SOI MOS

4.2K



## Feature of SOI Pixel Detector

- No mechanical bonding. Fabricated with semiconductor process only, so high reliability, low cost are expected.
- Fully depleted thick sensing region with Low sense node capacitance.
- On Pixel processing with CMOS transistors.
- Can be operated in wide temperature (4K-570K) range, and has low single event cross section.
- Based on Industry Standard Technology.




## Lapis (\*) Semiconductor 0.2 $\mu\text{m}$ FD-SOI Pixel Process

Process	0.2 $\mu\text{m}$ Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/ $\mu\text{m}^2$ ), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mm $\phi$ , 720 $\mu\text{m}$ thick Top Si : Cz, $\sim 18 \Omega\text{-cm}$ , p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) $\sim 700 \Omega\text{-cm}$ , FZ(n) $\sim 7\text{k} \Omega\text{-cm}$ , FZ(p) $\sim 25 \text{ k} \Omega\text{-cm}$
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(\*) Former OKI Semiconductor Co. Ltd.

SOIPIX Collaboration:  
Regular Multi-Project Wafer  
(MPW) run. (~twice/year)

0.2  $\mu\text{m}$  Fully-Depleted SOI Pixel  
Process of Lapis Semiconductor  
Co. Inc.



U. of Hawaii



Fermi Nat'l Accl. Lab.



Lawrence Berkeley Nat'l Lab.



INP Krakow



U. Heidelberg



IHEP/IMECAS China



Louvain-la-Neuve Univ.

JAXA

RIKEN

AIST

Osaka U.

Tohoku U.




KEK

Tsukuba U.


Kyoto U.

SOIPIX MPW Mask

# Examples of SOIPIX Measurements




# Recent Progress




# Larger Mask

## Previous Mask



Easy to make Larger Sensors, and reduce cost per area.  
Unit size : 5mm → 6mm


# New Mask





# Stitching Exposure

→ Hatsui's Talk


## Mask Layout



## Exposed Layout




# High Resistive wafers






# Vertical (3D) Integration

→ Motoyoshi's Talk

3D vertical Integration technique is expected to play an important role in future high performance pixel detector.  
We have made 3D test chips. These chips were bonded with  $\mu$ -bump technology ( $\sim 5 \mu\text{m}$  pitch) of T-micro Co. Ltd.



# SOI 3D Bonded Chip



1<sup>st</sup> SOI 3D Sensor


# Issues in SOI Pixel

Sensor and Electronics are located very near. This cause ..

Back Gate

Hole Trapping


Cross Talk



We need additional back-plane to suppress these effects.


## Buried p-Well (BPW)

### Substrate Implantation



- Cut Top Si and BOX
- High Dose

### BPW Implantation



- Keep Top Si not affected
- Low Dose



- Suppress the **Back Gate Effect**.
- Shrink pixel size without losing sensitive area.
- Increase break down voltage with low dose region.
- Less electric field in the BOX which improve radiation hardness.

# $I_d$ - $V_g$ and BPW

w/o BPW

with BPW=0V


NMOS



Back gate effect is suppressed by the BPW.


# Nested Well Structure

→ Fahim Kahlid's Talk





- Signal is collected with the deep Buried P-well.
- Back gate and Cross Talk are shielded with the Buried N-well.


# Impurity Concentration



Peaks of BNW and BPW are separated  $\sim 0.7 \mu\text{m}$  to reduce capacitance







# Double SOI Wafer





- Shield transistors from bottom electric field
- Compensate electric field generated by the trapped hole in the BOX.
- Reduce crosstalk between sensors and circuits.

# Double SOI Process




# SEM View of Double-SOI (post Field-Anneal)




(Thickness of Si & SiO<sub>2</sub> layers are not yet optimized)

# Suppression of Back-Gate Effect with Middle-Si layer

a) Middle-Si Floating




b) Middle-Si = GND



Back-Gate Effect is fully suppressed with the Middle Si Layer of fixed voltage.

Nch Core Normal-Vt  
L / W = 0.2 / 5.0um  
Vd=0.1V

# Trapped Charge Compensation (Threshold Control) with Middle-Si Layer



Threshold voltage of a transistor is controlled with the bias voltage of the Middle-Si layer. This indicates effects of the trapped charge in the BOX can be compensated with the bias voltage.

Nch Core Normal-Vt  
 $L / W = 0.2 / 5.0 \text{ } \mu\text{m}$   
 $V_d=0.1V$ ,  $V_{back}$ : floating

## Summary

- SOI technology has many good features; low power, low variability, large operating temperature range, no latch up..., and Industries are moving to extremely thin SOI.
- SOIPIX is monolithic detector, and many of the technical problems initially existed are solved.
- We have ~twice/year regular MPW runs with increasing no. of users.
- The process technology is still progressing; Higher resistivity wafer, Nested well structure, Larger mask size, Stitching, etc. ...
- Double SOI wafer is successfully processed.
- We welcome new users to the SOI pixel process.