



Progress on Silicon-on-Insulator Monolithic Pixel Process

Sep. 17, 2013

Vertex2013@Lake Starnberg


Yasuo Arai, KEK

yasuo.arai@kek.jp


<http://rd.kek.jp/project/soi/>

Outline

- Introduction
- Basic SOI Pixel Process
- Advanced Process Techniques
- Project Status
- Summary




Introduction




Silicon-On-Insulator Pixel Detector (SOIPIX)

Feature of SOI Pixel Detector

- No mechanical bonding. Fabricated with semiconductor process only, so high reliability, low cost are expected.
- Fully depleted thick sensing region with Low sense node capacitance.
- On Pixel processing with CMOS transistors.
- Can be operated in wide temperature (1K-570K) range, and has low single event cross section.
- Based on Industry Standard Technology.



Regular Multi-Project Wafer
(MPW) run. (~twice/year)



JAXA

RIKEN

AIST

Osaka U.

Tohoku U.



Fermi Nat'l Accl. Lab.

KEK



Lawrence Berkeley Nat'l Lab.

Tsukuba U.



AGH & IFJ, Krakow

Kyoto U.



U. Heidelberg




IHEP/IMECAS/SARI China



Louvain Univ.

SOIPIX MPW run
Wafer

Basic SOI Pixel Process



Lapis (*) Semi 0.2 μm FD-SOI Pixel Process


Process	0.2 μm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/ μm^2), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mm ϕ , 720 μm thick Top Si : Cz, $\sim 18 \Omega\text{-cm}$, p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) $\sim 700 \Omega\text{-cm}$, FZ(n) $\sim 7\text{k} \Omega\text{-cm}$, FZ(p) $\sim 25 \text{ k} \Omega\text{-cm}$ etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(*) Former OKI Semiconductor Co. Ltd.

Mask Size


24.6 x 30.8 mm

Smallest chip area
for MPW run is
2.9mm x 2.9mm




Structure of Top Si


1 Poly + 5 Metal
MIM Capacitor on 3M



Structure of Bottom Si (Sensor part)



Normal Process for n- substrate





Reverse Process for p- substrate

- PS & NS --- High doping density Layer (Top Si is removed)
- Buried Well (BPW, BP2, BP3 & BNW)
--- Low doping density buried Layer
- For p-type substrate, dopants are changed to create reverse polarity by using the same mask layers.
- Doping density and depth can be changed on request.

An example of SOIPIX: Integration Type Pixel (INTPIX)


Pixel Size : $12 \times 12 \mu\text{m}^2$
896x1408 (~1.3 M) pixels,
11 Analog out port, Column CDS.



INTPIX5



Examples of SOIPIX Measurement

PF-AR NE7A 33.3keV monochromatic
Acrylic resin 40mm
200us x 250 frames




Examples of SOIPIX Measurement

Compton Electron Tracks



Advanced Process Techniques






- Stitching
- Double SOI
- 3D Vertical Integration



Stitching Exposure for Large Sensor


SOPHIAS by RIKEN

Reticule size
~25mm x 31mm



- Width of the Buffer Region can be less than 10μm.
- Accuracy of Overwrap is better than 0.025μm.

X-ray Transmission




- Source-sample : 200 mm
- detector-sample : 600 mm
- X-ray : 40 kV, 800 μ A
- Cu target
- X-ray source size : ~ 3 μ m
- Exposure time : 10 msec
- Temperature : room temperature



Double SOI wafer

Sensor and Electronics are located very near. This cause ..




At first, we successfully introduced BPW layer to remove the back gate effect.



Then we newly introduced additional conductive layer under the transistors to reduce all effects (→ Double SOI).

Double SOI Process



Middle Si Layer (SOI2)



BW = BW or [NS] size +0.4um or [PS] size+0.4um
 BW2 = BW2 or [PS2] size+0.4um




First Trial : Double-SOI from SOITEC



(after Field-Anneal)


Resistivity of the middle Si is $\sim 10 \text{ Ohm}\cdot\text{cm}$.
with CoSi_2 : $\sim 170 \text{ kOhm}/\square$
w/o CoSi_2 : $\sim 1 \text{ MOhm}/\square$

Negative View




Suppression of Back-Gate Effect with Middle-Si layer

a) Middle-Si Floating



b) Middle-Si = GND




Back-Gate Effect is fully suppressed with the Middle Si Layer of fixed voltage.

Nch Core Normal-Vt
L / W = 0.2 / 5.0 μ m
 $V_d = 0.1$ V

Gamma-ray Irradiation Test (I_d - V_g Characteristics v.s. SOI2 Potential)

I/O normal V_{th}
Source-Tie Tr.
 $L/W = 0.35\mu m/5\mu m$


NMOS



Variation of I_d - V_g Characteristics and Effect of SOI2 Potential


I/O Normal V_t
Source-Tie
 $L/W = 0.35\mu\text{m}/5\mu\text{m}$

PMOS




Necessary V_{SOI2} voltage to restore original threshold voltage

Preliminary!



10 Mrad


Effect of Middle Si potential to Charge Collection




- To compensate trapped hole effect,
→ negative SOI2 voltage is necessary.
- To push electrical flux lines to sense node
→ positive SOI2 voltage is necessary.

It is better to use p-type substrate instead of n-type.

New DSOI Wafer



SOITEC




Shinetsu
(next run)

- Substrate is changed from n-type to p-type to have better field shape.
- Thickness of SOI2 is doubled to have lower resistance.
- Type of SOI2 layer is changed to n-type not to deplete the layer.
- Supplier is also changed.

Vertical (3D) Integration

3D vertical Integration technique is expected to play an important role in future high performance pixel detector.

We have made 3D test chips. These chips were bonded with μ -bump technology ($\sim 5\text{ }\mu\text{m}$ pitch) of T-micro Co. Ltd.








(1) Stack Process Flow (after finishing wafer process)


Lower Chip

Upper Chip


(Layout must be done with mirror inverted)




-Stack wafer with
 μ -bump and adhesive




-Si etch
-SiO₂ slight etch




-Ti/TiN/Al sputter
-Metal Pad Litho.




-P-SiNd deposition
-Pad Litho.



Daisy Chain TEG (After Deposition)







Upper Chip



Lower Chip



Alignment Mark (After Stacking – Adhesive Injection – Si Wet Etching)





Id – Vd Characteristics

Preliminary!

NMOS Source-Tie w/l=32u/0.35u




PMOS Body-Tie w/l=50u/0.35u




Id-Vd characteristic looks different between upper and lower tiers.

Project Status



Diffraction Enhanced (Low angle) Image



On-Going SOI Projects in Japan


- INTPIX : General Purpose Integration Type → KEK
- SOPHIAS : Large Dynamic Range for XFEL → Riken
- PIXOR : Belle II Vertex Detector → Tohoku Univ.
- XRPIX : X-ray Astronomy in Satellite → Kyoto Univ.
- STJPIX : Superconducting Tunnel Junction on SOI
→ Tsukuba Univ.
- CNTPIX : General Purpose Counting Type → KEK
- LHDPIX : Nuclear Fusion Plasma X-ray → KEK, NIFS
- MALPIX : TOF Imaging Mass Spectrometer
→ KEK, Osaka Univ.
- TDIPIX : Time Delaying Integration for X-ray Inspection
→ KEK
- ...

【Grant – in – Aid for Scientific Research on Innovative Areas(Research in a proposed research area)】
Science and Engineering



Title of Project Interdisciplinary research on quantum imaging
opened with 3D semiconductor detector

High Energy Accelerator Research Organization (KEK), Institute of Particle
and Nuclear Studies, Professor, Yasuo Arai



SOI project of 5 years
is granted!

【Term of Project】
FY2013-2017

【Budget Allocation】
~\$10M

Summary

- We have been developing SOI Pixel process and fabricated many kinds of SOIPIX detectors which integrate both radiation sensors and readout circuits in a single die.
- We have ~twice/year regular MPW runs with increasing No. of users.
- Many new process technologies have been developed; Buried P-well, High resistive SOI wafer, Nested well structure, Stitching, Double SOI, Vertical integration ...
- Double SOI of p-type substrate looks promising for rad-hard counting-type pixel detector.
- New SOI project of 5 year period is approved by Japanese government.